14 Bits

# ADC14DC105 Dual 14-Bit, 105 MSPS A/D Converter with CMOS Outputs

## **General Description**

The ADC14DC105 is a high-performance CMOS analog-todigital converter capable of converting two analog input signals into 14-bit digital words at rates up to 105 Mega Samples Per Second (MSPS). These converters use a differential, pipelined architecture with digital error correction and an onchip sample-and-hold circuit to minimize power consumption and the external component count, while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1 GHz. The ADC14DC105 may be operated from a single +3.0 V or +3.3V power supply. A power-down feature reduces the power consumption to very low levels while still allowing fast wake-up time to full operation. The differential inputs provide a 2V full scale differential input swing. A stable 1.2V internal voltage reference is provided, or the ADC14DC105 can be operated with an external 1.2V reference. Output data format (offset binary versus 2's complement) and duty cycle stabilizer are pin-selectable. The duty cycle stabilizer maintains performance over a wide range of clock duty cycles.

The ADC14DC105 is available in a 60-lead LLP package and operates over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

## **Features**

■ Resolution

- Internal sample-and-hold circuit and precision reference
- Low power consumption
- Clock Duty Cycle Stabilizer
- Single +3.0V or +3.3V supply operation
- Power-down mode
- Offset binary or 2's complement output data format
- 60-pin LLP package, (9x9x0.8mm, 0.5mm pin-pitch)


## **Key Specifications**

	Conversion Rate	105 MSPS
	SNR $(f_{IN} = 170 \text{ MHz})$	71 dBFS (typ)
•	SFDR (f <sub>IN</sub> = 170 MHz)	83 dBFS (typ)
	Full Power Bandwidth	1 GHz (typ)
•	Power Consumption	690 mW (typ), V <sub>A</sub> =3.0V
		800 mW (typ), V <sub>A</sub> =3.3V


## **Applications**

- High IF Sampling Receivers
- Wireless Base Station Receivers
- Test and Measurement Equipment
- Communications Instrumentation
- Portable Instrumentation

## **Block Diagram**



# **Connection Diagram**



30010101

# **Ordering Information**

Industrial (-40°C ≤ T <sub>A</sub> ≤ +85°C)	Package	
ADC14DC105CISQ	60 Pin LLP	
ADC14DC105CISQE	60 Pin LLP,	
ADC 14DC 103Cl3QL	250 pc. Tape and Reel	
ADC14DC105LFEB	Evaluation Board	

# **Pin Descriptions and Equivalent Circuits**

Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/O			
3 13	V <sub>IN</sub> A+ V <sub>IN</sub> B+		Differential analog input pins. The differential full-scale input signal
2 14	V <sub>IN</sub> A- V <sub>IN</sub> B-	AGND	level is $2V_{\text{P-P}}$ with each input pin signal centered on a common mode voltage, $V_{\text{CM}}$ .
5 11	V <sub>RP</sub> A V <sub>RP</sub> B	γ <sub>α</sub> γ <sub>α</sub> γ	These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 1 µF capacitor placed very close to
7 9	V <sub>CMO</sub> A V <sub>CMO</sub> B		the pin to minimize stray inductance. An 0201 size 0.1 $\mu$ F capacitor should be placed between $V_{RP}$ and $V_{RN}$ as close to the pins as possible, and a 1 $\mu$ F capacitor should be placed in parallel.
6 10	V <sub>RN</sub> A V <sub>RN</sub> B	V <sub>A</sub> AGND	$V_{RP}$ and $V_{RN}$ should not be loaded. $V_{CMO}$ may be loaded to 1mA for use as a temperature stable 1.5V reference. It is recommended to use $V_{CMO}$ to provide the common mode voltage, $V_{CM}$ for the differential analog inputs.
59	V <sub>REF</sub>	V <sub>A</sub> O  AGND	Reference Voltage. This device provides an internally developed 1.2V reference. When using the internal reference, $V_{REF}$ should be decoupled to AGND with a 0.1 $\mu F$ and a $1\mu F$ , low equivalent series inductance (ESL) capacitor. This pin may be driven with an external 1.2V reference voltage. This pin should not be used to source or sink current when the internal reference is used.
DIGITAL I/O			
19	OF/DCS	AGND AGND	This is a four-state pin controlling the input clock mode and output data format. $ \text{OF/DCS} = V_A, \text{ output data format is 2's complement without duty cycle stabilization applied to the input clock. } \text{OF/DCS} = \text{AGND}, \text{ output data format is offset binary, without duty cycle stabilization applied to the input clock. } \text{OF/DCS} = (2/3)^*V_A, \text{ output data is 2's complement with duty cycle stabilization applied to the input clock. } \text{OF/DCS} = (1/3)^*V_A, \text{ output data is offset binary with duty cycle stabilization applied to the input clock.} } $
18	CLK		The clock input pin.  The analog inputs are sampled on the rising edge of the clock input.
57 20	PD_A PD_B		This is a two-state input controlling Power Down. $PD = V_A, Power Down is enabled and power dissipation is reduced. \\ PD = AGND, Normal operation.$

Pin No.	Symbol	Equivalent Circuit	Description
40-49, 52-55	DA0-DA9, DA10-DA13	V <sub>DR</sub> V <sub>A</sub>	Digital data output pins that make up the 14-bit conversion result for Channel A. DA0 (pin 40) is the LSB, while DA13 (pin 55) is the MSB of the output word. Output levels are CMOS compatible.
21-24, 27-36	DB0-DB3, DB4-DB13		Digital data output pins that make up the 14-bit conversion result for Channel B. DB0 (pin 21) is the LSB, while DB13 (pin 36) is the MSB of the output word. Output levels are CMOS compatible.
39	DRDY	DRGND DRGND	Data Ready Strobe. The data output transition is synchronized with the falling edge of this signal. This signal switches at the same frequency as the CLK input.
ANALOG POV	VER		•
8, 16, 17, 58, 60	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a quiet source and be bypassed to AGND with 0.1 µF capacitors located close to the power pins.
1, 4, 12, 15, Exposed Pad	AGND		The ground return for the analog supply.  The exposed pad on back of package must be soldered to ground plane to ensure rated performance.
DIGITAL POW	'ER		
26, 38,50	V <sub>DR</sub>		Positive driver supply pin for the output drivers. This pin should be connected to a quiet voltage source and be bypassed to DRGND with a 0.1 µF capacitor located close to the power pin.
25, 37, 51	DRGND		The ground return for the digital output driver supply. This pins should be connected to the system digital ground, but not be connected in close proximity to the ADC's AGND pins.

## **Absolute Maximum Ratings** (Notes 3, 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>A</sub>, V<sub>DR</sub>) -0.3V to 4.2V Voltage on Any Pin -0.3V to  $(V_A + 0.3V)$ (Not to exceed 4.2V) Input Current at Any Pin other ±5 mA than Supply Pins (Note 4) Package Input Current (Note 4) ±50 mA Max Junction Temp (T<sub>1</sub>) +150°C 30°C/W

**ESD** Rating

Thermal Resistance (θ<sub>.IA</sub>)

Human Body Model (Note 6) 2500V Machine Model (Note 6) 250V Storage Temperature -65°C to +150°C

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 7)

## Operating Ratings (Notes 1, 3)

Operating Temperature  $-40^{\circ}\text{C} \le \text{T}_{\Delta} \le +85^{\circ}\text{C}$ +2.7V to +3.6V Supply Voltage (V<sub>A</sub>) Output Driver Supply (V<sub>DR</sub>) 2.4V to  $V_A$ Clock Duty Cycle

(DCS Enabled) 30/70 % (DCS Disabled) 45/55 % 1.4V to 1.6V **IAGND-DRGNDI** ≤100mV

## **Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A = +3.3V$ ,  $V_{DR} = +2.5V$ , Internal  $V_{REF} = -2.5V$ +1.2V,  $f_{CLK}$  = 105 MHz,  $V_{CM} = V_{CMO}$ ,  $C_L$  = 5 pF/pin. Typical values are for  $T_A$  = 25°C. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}.** All other limits apply for  $T_A$  = 25°C (Notes 8, 9)

Symbol	Parameter	Con	ditions	Typical (Note 10)	Limits	Units (Limits)
STATIC (	CONVERTER CHARACTERISTICS			'		
	Resolution with No Missing Codes				14	Bits (min)
INL	Integral Non Linearity (Note 11)			±1.9	4 -4	LSB (max) LSB (min)
DNL	Differential Non Linearity			±0.5	1.5 -0.9	LSB (max) LSB (min)
PGE	Positive Gain Error			0.2	±1	%FS (max)
NGE	Negative Gain Error			0.2	±1	%FS (max)
TC PGE	Positive Gain Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°	C	-8		ppm/°C
TC NGE	Negative Gain Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°	C	-12		ppm/°C
V <sub>OFF</sub>	Offset Error			0.1	±0.55	%FS (max)
TC V <sub>OFF</sub>	Offset Error Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°C		10		ppm/°C
	Under Range Output Code			0	0	
	Over Range Output Code			16383	16383	
REFERE	NCE AND ANALOG INPUT CHARACTER	RISTICS				
$V_{CMO}$	Common Mode Output Voltage			1.5	1.45 1.56	V (min) V (max)
V <sub>CM</sub>	Analog Input Common Mode Voltage			1.5	1.4 1.6	V (min) V (max)
	V <sub>IN</sub> Input Capacitance (each pin to GND)	V <sub>IN</sub> = 1.5 Vdc	(CLK LOW)	8.5	Ì	pF
C <sub>IN</sub>	(Note 12)	± 0.5 V	(CLK HIGH)	3.5		pF
V <sub>REF</sub>	Internal Reference Voltage			1.20	1.176 1.224	V (min) V (max)
TC V <sub>REF</sub>	Internal Reference Voltage Tempco	-40°C ≤ T <sub>A</sub> ≤ +85°	C	18		ppm/°C
V <sub>RP</sub>	Internal Reference Top			2		٧
V <sub>RN</sub>	Internal Reference Bottom			1	i	V

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
	Internal Reference Accuracy	$(V_{RP}-V_{RN})$	1	0.89 1.06	V (Min) V (max)
EXT V <sub>REF</sub>	External Reference Voltage		1.20	1.176 1.224	V (Min) V (max)

# **Dynamic Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A = +3.3V$ ,  $V_{DR} = +2.5V$ , Internal  $V_{REF} = +1.2V$ ,  $f_{CLK} = 105$  MHz,  $V_{CM} = V_{CMO}$ ,  $C_L = 5$  pF/pin, . Typical values are for  $T_A = 25^{\circ}$ C. Boldface limits apply for  $T_{MIN} \le T_{A} \le T_{MAX}$ . All other limits apply for  $T_A = 25^{\circ}$ C (Notes 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits) (Note 2)
DYNAMIC	CONVERTER CHARACTERISTICS, A	AIN = -1dBFS		-	
FPBW	Full Power Bandwidth	-1 dBFS Input, -3 dB Corner	1.0		GHz
	Signal-to-Noise Ratio	f <sub>IN</sub> = 10 MHz	74		dBFS
SNR		f <sub>IN</sub> = 70 MHz	73.5		dBFS
OIVIII		f <sub>IN</sub> = 170 MHz	71	69.4	dBFS
		f <sub>IN</sub> = 240 MHz	70		dBFS
		f <sub>IN</sub> = 10 MHz	90		dBFS
SFDR	Spurious Free Dynamic Range	f <sub>IN</sub> = 70 MHz	86		dBFS
SFDH		f <sub>IN</sub> = 170 MHz	83	78	dBFS
		f <sub>IN</sub> = 240 MHz	80		dBFS
		f <sub>IN</sub> = 10 MHz	12		Bits
ENOB	Effective Number of Bits	f <sub>IN</sub> = 70 MHz	11.9		Bits
ENOB		f <sub>IN</sub> = 170 MHz	11.4	11.1	Bits
		f <sub>IN</sub> = 240 MHz	11.2		Bits
	Total Harmonic Disortion	f <sub>IN</sub> = 10 MHz	-86		dBFS
TUD		f <sub>IN</sub> = 70 MHz	-85		dBFS
THD		f <sub>IN</sub> = 170 MHz	-82	-76.5	dBFS
		f <sub>IN</sub> = 240 MHz	-78		dBFS
		f <sub>IN</sub> = 10 MHz	-95		dBFS
H2	Coord Howard Distantian	f <sub>IN</sub> = 70 MHz	-90		dBFS
<b>⊓</b> ∠	Second Harmonic Distortion	f <sub>IN</sub> = 170 MHz	-83	-78	dBFS
		f <sub>IN</sub> = 240 MHz	-80		dBFS
		f <sub>IN</sub> = 10 MHz	-90		dBFS
10	Third Homeonia Distantion	f <sub>IN</sub> = 70 MHz	-86		dBFS
H3	Third Harmonic Distortion	f <sub>IN</sub> = 170 MHz	-85	-78	dBFS
		f <sub>IN</sub> = 240 MHz	-80		dBFS
		f <sub>IN</sub> = 10 MHz	73.7		dBFS
CINIAD	Cignal to Naise and Distantian Dati-	f <sub>IN</sub> = 70 MHz	73.2		dBFS
SINAD	Signal-to-Noise and Distortion Ratio	f <sub>IN</sub> = 170 MHz	70.7	68.6	dBFS
		f <sub>IN</sub> = 240 MHz	69.4		dBFS
MD	Intermodulation Distortion	f <sub>IN</sub> = 20 MHz and 21 MHz, each -7dBFS	-84		dBFS
	Crosstalk	0 MHz tested channel, f <sub>IN</sub> = 10 MHz at -1dBFS other channel	-100		dBFS

## **Logic and Power Supply Electrical Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A = +3.3V$ ,  $V_{DR} = +2.5V$ , Internal  $V_{REF} = +1.2V$ ,  $f_{CLK} = 105$  MHz,  $V_{CM} = V_{CMO}$ ,  $C_L = 5$  pF/pin. Typical values are for  $T_A = 25^{\circ}C$ . Boldface limits apply for  $T_{MIN} \le T_A \le T_{MAX}$ . All other limits apply for  $T_A = 25^{\circ}C$  (Notes 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)			
DIGITAL	INPUT CHARACTERISTICS (CLK, PD_	A,PD_B)						
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>A</sub> = 3.3V		2.0	V (min)			
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>A</sub> = 3.0V		0.8	V (max)			
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 3.3V	10		μΑ			
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN} = 0V$	-10		μΑ			
C <sub>IN</sub>	Digital Input Capacitance		5		pF			
DIGITAL	<b>OUTPUT CHARACTERISTICS (DA0-DA</b>	A13,DB0-DB13,DRDY)						
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$I_{OUT} = -0.5 \text{ mA}$ , $V_{DR} = 2.4 \text{V}$		2.0	V (min)			
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$I_{OUT} = 1.6 \text{ mA}, V_{DR} = 2.4 \text{V}$		0.4	V (max)			
+I <sub>SC</sub>	Output Short Circuit Source Current	V <sub>OUT</sub> = 0V	-10		mA			
-I <sub>SC</sub>	Output Short Circuit Sink Current	$V_{OUT} = V_{DR}$	10		mA			
C <sub>OUT</sub>	Digital Output Capacitance		5		pF			
POWER	POWER SUPPLY CHARACTERISTICS							
I <sub>A</sub>	Analog Supply Current	Full Operation	242	273	mA (max)			
I <sub>DR</sub>	Digital Output Supply Current	Full Operation (Note 13)	32		mA			
	Power Consumption	Excludes I <sub>DR</sub> (Note 13)	800	900	mW (max)			
	Power Down Power Consumption	PD_A=PD_B=V <sub>A</sub>	33		mW			

## **Timing and AC Characteristics**

Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V,  $V_A = +3.3V$ ,  $V_{DR} = +2.5V$ , Internal  $V_{REF} = +1.2V$ ,  $f_{CLK} = 105$  MHz,  $V_{CM} = V_{CMO}$ ,  $C_L = 5$  pF/pin. Typical values are for  $T_A = 25$ °C. Timing measurements are taken at 50% of the signal amplitude. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}**. All other limits apply for  $T_A = 25$ °C (Notes 8, 9)

Symb	Parameter	Conditions	Typical (Note 10)	Limits	Units (Limits)
	Maximum Clock Frequency			105	MHz (max)
	Minimum Clock Frequency			20	MHz (min)
t <sub>CH</sub>	Clock High Time		4		ns
t <sub>CL</sub>	Clock Low Time		4		ns
t <sub>CONV</sub>	Conversion Latency			7	Clock Cycles
t <sub>OD</sub>	Output Delay of CLK to DATA	Relative to rising edge of CLK	6.7	4.6 8.8	ns (min) ns (max)
t <sub>SU</sub>	Data Output Setup Time	Relative to DRDY	4	3	ns (min)
t <sub>H</sub>	Data Output Hold Time	Relative to DRDY	5.5	3.8	ns (min)
t <sub>AD</sub>	Aperture Delay		0.6		ns
t <sub>AJ</sub>	Aperture Jitter		0.1		ps rms

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

Note 2: This parameter is specified in units of dBFS - indicating the value that would be attained with a full-scale input signal.

Note 3: All voltages are measured with respect to GND = AGND = DRGND = 0V, unless otherwise specified.


**Note 4:** When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN}$  < AGND, or  $V_{IN}$  >  $V_{A}$ ), the current at that pin should be limited to ±5 mA. The ±50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of ±5 mA to 10.

Note 5: The maximum allowable power dissipation is dictated by  $T_{J,max}$ , the junction-to-ambient thermal resistance,  $(\theta_{JA})$ , and the ambient temperature,  $(T_A)$ , and can be calculated using the formula  $P_{D,max} = (T_{J,max} - T_A)/\theta_{JA}$ . The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 6: Human Body Model is 100 pF discharged through a 1.5 k $\Omega$  resistor. Machine Model is 220 pF discharged through 0  $\Omega$ .

Note 7: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 8: The inputs are protected as shown below. Input voltage magnitudes above V<sub>A</sub> or below GND will not damage this device, provided current is limited per (Note 4). However, errors in the A/D conversion can occur if the input goes above 2.6V or below GND as described in the Operating Ratings section.



Note 9: With a full scale differential input of  $2V_{P-P}$ , the 14-bit LSB is 122.1  $\mu V$ .

Note 10: Typical figures are at  $T_A = 25^{\circ}$ C and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: The input capacitance is the sum of the package/pin capacitance and the sample and hold circuit capacitance.

Note 13:  $I_{DR}$  is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage,  $V_{DR}$ , and the rate at which the outputs are switching (which is signal dependent).  $I_{DR} = V_{DR}(C_0 \times f_0 + C_1 \times f_1 + .... C_{13} \times f_{13})$  where  $V_{DR}$  is the output driver power supply voltage,  $C_n$  is total capacitance on the output pin, and  $f_n$  is the average frequency at which that pin is toggling.

Note 14: This parameter is guaranteed by design and/or characterization and is not tested in production.

## **Specification Definitions**

**APERTURE DELAY** is the time after the falling edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CLOCK DUTY CYCLE** is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

**COMMON MODE VOLTAGE (V<sub>CM</sub>)** is the common DC voltage applied to both input terminals of the ADC.

**CONVERSION LATENCY** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**CROSSTALK** is coupling of energy from one channel into the other channel.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion Ratio or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error - Negative Full Scale Error

It can also be expressed as Positive Gain Error and Negative Gain Error, which are calculated as:

PGE = Positive Full Scale Error - Offset Error NGE = Offset Error - Negative Full Scale Error

**INTEGRAL NON LINEARITY (INL)** is a measure of the deviation of each individual code from a best fit straight line. The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is  $V_{FS}/2^n$ , where " $V_{FS}$ " is the full scale input voltage and "n" is the ADC resolution in bits.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC is guaranteed not to have any missing codes.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL SCALE ERROR** is the difference between the actual first code transition and its ideal value of ½ LSB above negative full scale.

**OFFSET ERROR** is the difference between the two input voltages  $[(V_{IN}^+) - (V_{IN}^-)]$  required to cause a transition from code 8191 to 8192.

**OUTPUT DELAY** is the time delay after the falling edge of the clock before the data update is presented at the output pins. **PIPELINE DELAY (LATENCY)** See CONVERSION LATENCY

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of 1½ LSB below positive full scale.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. PSRR is the ratio of the Full-Scale output of the ADC with the supply at the minimum DC supply limit to the Full-Scale output of the ADC with the supply at the maximum DC supply limit, expressed in dB.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB, of the rms total of the first six harmonic levels at the output to the level of the fundamental at the output. THD is calculated as:

THD = 20 x log 
$$\sqrt{\frac{f_2^2 + \dots + f_7^2}{f_1^2}}$$

where  $\rm f_1$  is the RMS power of the fundamental (output) frequency and  $\rm f_2$  through  $\rm f_7$  are the RMS power of the first six harmonic frequencies in the output spectrum.

**SECOND HARMONIC DISTORTION (2ND HARM)** is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

**THIRD HARMONIC DISTORTION (3RD HARM)** is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.

# **Timing Diagrams**




FIGURE 1. Output Timing

## **Transfer Characteristic**






FIGURE 2. Transfer Characteristic


 $\begin{tabular}{ll} \textbf{Typical Performance Characteristics DNL, INL} & \textbf{Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, $V_A = +3.3V$, $V_{DR} = +2.5V$, Internal $V_{REF} = +1.2V$, $f_{CLK} = 105$ MHz, 50% Duty Cycle, DCS disabled, $V_{CM} = V_{CMO}$, $T_A = 25^{\circ}$C.} \end{tabular}$ 







www.national.com


11






SNR, SINAD, SFDR vs. Clock Duty Cycle,  $f_{\rm IN}$ =40 MHz







SNR, SINAD, SFDR vs. Clock Duty Cycle, DCS Enabled,  $\rm f_{IN}{=}40~MHz$ 





Distortion vs. Clock Duty Cycle, DCS Enabled, f<sub>IN</sub>=40 MHz





30010160
















### Spectral Response @ 170 MHz Input



IMD,  $f_{IN}1 = 20 \text{ MHz}$ ,  $f_{IN}2 = 21 \text{ MHz}$ 



30010171

30010169

## **Functional Description**

Operating on a single +3.0V or +3.3V supply, the AD-C14DC105 digitizes two differential analog input signals to 14 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The user has the choice of using an internal 1.2V stable reference, or using an external 1.2V reference. Any external reference is buffered on-chip to ease the task of driving that pin. Duty cycle stabilization and output data format are selectable using the quad state function OF/DCS pin (pin 19). The output data can be set for offset binary or two's complement.

## **Applications Information**

#### 1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC14DC105:

$$2.7V \le V_A \le 3.6V$$
  
 $2.4V \le V_{DR} \le V_A$   
 $20 \text{ MHz} \le f_{CLK} \le 105 \text{ MHz}$   
 $1.2V \text{ internal reference}$   
 $V_{REF} = 1.2V \text{ (for an external reference)}$   
 $V_{CM} = 1.5V \text{ (from } V_{CMO)}$ 

#### 2.0 ANALOG INPUTS


#### 2.1 Signal Inputs

#### 2.1.1 Differential Analog Input Pins

The ADC14DC105 has a pair of analog signal input pins for each of two channels.  $V_{\rm IN}^+$  and  $V_{\rm IN}^-$  form a differential input pair. The input signal,  $V_{\rm IN}^-$ , is defined as

$$V_{IN} = (V_{IN} +) - (V_{IN} -)$$

Figure 3 shows the expected input signal range. Note that the common mode input voltage,  $V_{CM}$ , should be 1.5V. Using  $V_{CMO}$  (pins 7,9) for  $V_{CM}$  will ensure the proper input common mode level for the analog input signal. The positive peaks of the individual input signals should each never exceed 2.6V. Each analog input pin of the differential pair should have a maximum peak-to-peak voltage of 1V, be 180° out of phase with each other and be centered around  $V_{CM}$ . The peak-to-peak voltage swing at each analog input pin should not exceed the 1V or the output data will be clipped.



$$V_{CM} + V_{REF}$$

$$V_{IN} - = V_{CM}$$

$$V_{CM} - V_{REF}$$
(b) Single-Ended Input

FIGURE 3. Expected Input Signal Range

For single frequency sine waves the full scale error in LSB can be described as approximately:

$$E_{FS} = 16384 (1 - \sin (90^{\circ} + \text{dev}))$$

Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see *Figure 4*). For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.




FIGURE 4. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

It is recommended to drive the analog inputs with a source impedance less than  $100\Omega$ . Matching the source impedance for the differential inputs will improve even ordered harmonic performance (particularly second harmonic).

Table 1 indicates the input to output relationship of the AD-C14DC105.

**TABLE 1. Input to Output Relationship** 

V <sub>IN⁺</sub>	V <sub>IN</sub> -	Binary Output	2's Complement Output	
V <sub>CM</sub> – V <sub>REF</sub> /2	V <sub>CM</sub> + V <sub>REF</sub> /2	00 0000 0000 0000	10 0000 0000 0000	Negative Full-Scale
$V_{CM} - V_{REF}/4$	V <sub>CM</sub> + V <sub>REF</sub> /4	01 0000 0000 0000	11 0000 0000 0000	
V <sub>CM</sub>	V <sub>CM</sub>	10 0000 0000 0000	00 0000 0000 0000	Mid-Scale
$V_{CM} + V_{REF}/4$	V <sub>CM</sub> – V <sub>REF</sub> /4	11 0000 0000 0000	01 0000 0000 0000	
V <sub>CM</sub> + V <sub>REF</sub> /2	V <sub>CM</sub> – V <sub>REF</sub> /2	11 1111 1111 1111	01 1111 1111 1111	Positive Full-Scale

#### 2.1.2 Driving the Analog Inputs

The  $V_{\rm IN}^+$  and the  $V_{\rm IN}^-$  inputs of the ADC14DC105 have an internal sample-and-hold circuit which consists of an analog switch followed by a switched-capacitor amplifier.

Figure 5 and Figure 6 show examples of single-ended to differential conversion circuits. The circuit in Figure 5 works well for input frequencies up to approximately 70MHz, while the circuit in Figure 6 works well above 70MHz.




FIGURE 5. Low Input Frequency Transformer Drive Circuit




FIGURE 6. High Input Frequency Transformer Drive Circuit

One short-coming of using a transformer to achieve the single-ended to differential conversion is that most RF transformers have poor low frequency performance. A differential amplifier can be used to drive the analog inputs for low frequency applications. The amplifier must be fast enough to settle from the charging glitches on the analog input resulting from the sample-and-hold operation before the clock goes high and the sample is passed to the ADC core.

#### 2.1.3 Input Common Mode Voltage

The input common mode voltage,  $V_{CM}$ , should be in the range of 1.4V to 1.6V and be a value such that the peak excursions of the analog signal do not go more negative than ground or more positive than 2.6V. It is recommended to use  $V_{CMO}$  (pins 7,9) as the input common mode voltage.

If the ADC14DC105 is operated with  $V_A$ =3.6V, a resistor of approximately 1K $\Omega$  should be used from the  $V_{CMO}$  pin to AGND. This will help maintain stability over the entire temperature range when using a high supply voltage.

#### 2.2 Reference Pins

The ADC14DC105 is designed to operate with an internal or external 1.2V reference. The internal 1.2 Volt reference is the default condition when no external reference input is applied to the  $V_{\text{REF}}$  pin. If a voltage is applied to the  $V_{\text{REF}}$  pin, then that voltage is used for the reference. The  $V_{\text{REF}}$  pin should always be bypassed to ground with a 0.1  $\mu\text{F}$  capacitor close to the reference input pin. Do not load this pin when using the internal reference.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The Reference Bypass Pins ( $V_{RP}$ ,  $V_{CMO}$ , and  $V_{RN}$ ) for channels A and B are made available for bypass purposes. These pins should each be bypassed to AGND with a low ESL (equivalent series inductance) 0.1  $\mu$ F capacitor placed very close to the pin to minimize stray inductance. A 0.1  $\mu$ F capacitor should be placed between  $V_{RP}$  and  $V_{RN}$  as close to the pins as possible, and a 1  $\mu$ F capacitor should be placed in parallel. This configuration is shown in *Figure 7*. It is nec-

essary to avoid reference oscillation, which could result in reduced SFDR and/or SNR.  $V_{CMO}$  may be loaded to 1mA for use as a temperature stable 1.5V reference. The remaining pins should not be loaded.

Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in degraded noise performance. Loading any of these pins, other than  $V_{\text{CMO}}$  may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

$$V_{CMO} = 1.5 \text{ V}$$

$$V_{RP} = 2.0 \text{ V}$$

$$V_{RN} = 1.0 \text{ V}$$

#### 2.3 OF/DCS Pin

Duty cycle stabilization and output data format are selectable using this quad state function pin. When enabled, duty cycle stabilization can compensate for clock inputs with duty cycles ranging from 30% to 70% and generate a stable internal clock, improving the performance of the part. With OF/DCS =  $V_A$  the output data format is 2's complement and duty cycle stabilization is not used. With OF/DCS = AGND the output data format is offset binary and duty cycle stabilization is not used. With OF/DCS = (2/3)\* $V_A$  the output data format is 2's complement and duty cycle stabilization is applied to the clock. If OF/DCS is (1/3)\* $V_A$  the output data format is offset binary and duty cycle stabilization is applied to the clock. While the sense of this pin may be changed "on the fly," doing this is not recommended as the output data could be erroneous for a few clock cycles after this change is made.

Note: This signal has no effect when SPI\_EN is high and the serial control interface is enabled.

#### 3.0 DIGITAL INPUTS

Digital CMOS compatible inputs consist of CLK, PD\_A, and PD\_B.

#### 3.1 Clock Input

The CLK controls the timing of the sampling process. To achieve the optimum noise performance, the clock input should be driven with a stable, low jitter clock signal in the range indicated in the Electrical Table. The clock input signal should also have a short transition region. This can be achieved by passing a low-jitter sinusoidal clock source through a high speed buffer gate. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

The clock signal also drives an internal state machine. If the clock is interrupted, or its frequency is too low, the charge on

the internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 for information on setting characteristic impedance.

It is highly desirable that the the source driving the ADC clock pins only drive that pin. However, if that source is used to drive other devices, then each driven pin should be AC terminated with a series RC to ground, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is:

$$C \ge \frac{4 \times t_{PD} \times L}{Z_0}$$

where  $t_{PD}$  is the signal propagation rate down the clock line, "L" is the line length and  $Z_{O}$  is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical  $t_{PD}$  is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and  $t_{PD}$  should be the same (inches or centimeters).


The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC14DC105 has a Duty Cycle Stabilizer.

#### 4.0 DIGITAL OUTPUTS

Digital outputs consist of the CMOS signals DA0-DA13, DB0-DB13, and DRDY.

The ADC14DC105 has 14 CMOS compatible data output pins corresponding to the converted input value for each channel, and a data ready (DRDY) signal that should be used to capture the output data. Valid data is present at these outputs while the PD pin is low. Data should be captured and latched with the rising edge of the DRDY signal.

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{\rm DR}$  and DRGND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. The result could be an apparent reduction in dynamic performance.



#### **5.0 POWER SUPPLY CONSIDERATIONS**

The power supply pins should be bypassed with a 0.1  $\mu$ F capacitor and with a 100 pF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC14DC105 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

#### **6.0 LAYOUT AND GROUNDING**

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC14DC105 between these areas, is required to achieve specified performance.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane area.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors and transformers. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors and transformers should *not* be placed side by side, even with just a small part of their bodies beside each other. For instance, place transformers for the analog input and the clock input at 90° to one another to avoid magnetic coupling.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and dynamic I/O lines should be placed in the digital area of the board. The ADC14DC105 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

#### 7.0 DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must have a sharp transition region and be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 8*. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.

As mentioned in Section 3.1 Clock Input, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.





FIGURE 8. Isolating the ADC Clock from other Circuitry with a Clock Tree

# Physical Dimensions inches (millimeters) unless otherwise noted



## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench		
Audio	www.national.com/audio	Analog University	www.national.com/AU		
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes		
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts		
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green		
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging		
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality		
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
Power Management	www.national.com/power	Feedback	www.national.com/feedback		
Switching Regulators	www.national.com/switchers				
LDOs	www.national.com/ldo				
LED Lighting	www.national.com/led				
PowerWise	www.national.com/powerwise				
Serial Digital Interface (SDI)	www.national.com/sdi				
Temperature Sensors	www.national.com/tempsensors				
Wireless (PLL/VCO)	www.national.com/wireless				

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com